RECENTLY, RESEARCHERS have reported on many embedded DRAMs-large-scale integrated devices that merge dynamic RAM and logic. [1] [2] [3] [4] [5] [6] As embedded DRAMs find increasing applications, their testing has become a focus of attention. Embedded DRAMs have several features that distinguish them from commodity DRAMs, such as wider I/O buses and a wide variety of configurations. These features are a source of difficulty in embedded-DRAM testing.
Designers have developed two types of DRAM and logic integration. One is a custom LSI chip that integrates custom DRAM with custom logic. In this case, the DRAM design targets a specific application, and the designer can optimize the test methodology for the particular design. The other type of integration uses a DRAM macro embedded on an application-specific IC (ASIC). For this purpose, designers have developed reconfigurable DRAM macros for many applications, providing a different configuration for each application. Although the many applications require a wide variety of configurations, the macro-testing methodology must be unified to reduce product-testing costs. This article describes circuitry that helps simplify testing the embedded-DRAM macro on an ASIC.
Testing dilemma
The dilemma in testing embedded DRAM arises from differences in character between ASICs and commodity DRAMs. In the case of commodity DRAMs, despite huge amounts of production, manufacturers produce only a few different products at the same time. As a result, they can optimize the testing methodology for each product. In contrast, companies produce a large variety of ASIC products, but the production volume of each product is small. Also, ASICs require a very short turnaround time. Therefore, customizing the test methodology for each product is difficult. ASICs require a common test environment that covers all product variations.
Furthermore, since the commodity DRAM is a general-purpose product, we cannot specify its application during testing. Thus, testing must cover various kinds of applications and provide very high failure coverage. As a result, the commodity DRAM's test time is longer than the ASIC's. To compensate for the long test time per chip, chip makers test many chips at the same time. On the other hand, we can specify the ASIC application before testing. The test is simple, it takes little time, and its failure coverage is not as high. But few ASIC chips can be tested simultaneously because the number of pins in an ASIC is much larger than in a commodity DRAM.
To Figure 1 shows an example of test flow for embedded DRAM on an ASIC. After the first wafer test of the DRAM macro, we blow the fuses to repair the failed memory cells. The second DRAM wafer test and the logic wafer test follow. Burn-in and final test follow assembly.
Direct-memory-access mode
For the first and second DRAM wafer tests, we use a memory tester via the direct-access mode, usually implemented in the chip. Figure 2 shows a simple schematic of the directaccess mode for embedded-DRAM testing. Under the control of test mode entry signal TE, the selectors connect the DRAM macro pins to the I/Os. Then the tester can directly access the DRAM macro from the I/Os.
The unique features of embedded DRAM make it difficult to implement direct-access mode. First, the number of pins in the embedded DRAM is much greater than in the commodity DRAM. High bandwidth is one of the main advantages of embedded DRAM. Occasionally, a DRAM macro contains a very large number of pins-more than 500 at the logic interface-to obtain several Gbytes per second of bandwidth. However, for testing the DRAM macro, we must reduce the number of pins to allow more chips to be tested at the same time.
The second difficulty in using direct-access mode stems from the DRAM macro's wide variety of configurations. Each customer or application requires a different configuration. Reconfigurable DRAM macros were developed to fulfill these requirements. Currently, a DRAM generator can produce more than a thousand configurations from DRAM macros. 7 If the DRAM macro's configuration changes, the number of row address pins, column address pins, bank select pins, and I/O pins also changes. Then we must implement a different direct-access mode for each product. As a result, different test environments such as probe cards and test programs are necessary.
A third problem is that the DRAM macro's location on the chip may vary, as shown in Figure 3 . The macro's location affects the test pins' location, again causing a problem in setting the direct-access mode.
Universal Test Interface
As we have seen, using conventional direct-access mode for testing a reconfigurable DRAM macro causes several problems. Standardizing the test environment, including test program, test pin location, and direct-access-mode implementation, is the key to handling the wide variety and large number of ASIC products. To unify the test environment, we have implemented interface circuits for testing the DRAM macro. This interface provides the same number and location of test pins, regardless of the DRAM macro configura- . tion, and makes unification of the test methodology easier. Figure 4 shows an ASIC chip with an embedded DRAM generated by the DRAM macro generator mentioned earlier. The DRAM's capacity is 4 Mbits, and the surrounding logic's gate count is 95,000 gates. Figure 5 shows the block diagram of the DRAM macro. The memory cell array's minimum unit is 1 Mbit. In this figure, the word line direction is horizontal and the bit line direction is vertical. To increase the DRAM macro's capacity, we placed several copies of the 1-Mbit array in the vertical direction using the memory generator. 2 We routed global bus lines over the memory cell array in the vertical direction.
All address pins, control pins, and I/O pins are located on the bottom side of the DRAM macro. The numbers of I/O pins and address pins vary with the macro configuration. If the macro has banks, we add bank select signal pins to the address pins. Table 1 lists the principal pins. The Universal Test Interface is located on the macro's top side. Since all address, control, input, and output pins are on the bottom edge, the logic portion is normally located adjacent to this edge. Therefore, we place the top of the Figure 4 . The number of test pins at the Universal Test Interface remains the same, even as the DRAM macro configuration varies. Figure 6 shows another macro configuration. The number of I/O pins doubles compared with the previous configuration, but the Universal Test Interface still has the same number of test pins.
Universal Test Interface implementation
The Universal Test Interface, shown in Figure 7 , consists of 34 test pins. One bit is for test mode entry, and 5 bits are dedicated to command input for control of the DRAM macro. We use the next 18 bits for address and/or data inputs, and sometimes for subcommands for long word commands. The next 9 bits are for data outputs. The bit width of data I/O is usually 8 bits at the test interface. The ninth bit is used for parity-bit configuration, such as ×144 or ×288. The last bit is for macro selection when two or more DRAM macros are embedded on the same chip.
The circuits comprising the Universal Test Interface decode the command and demultiplex the address, which is multiplexed at the test interface to reduce the number of test pins. The interface sends the decoded command and address to the control circuits through the test signal bus, as shown in Figure 8 . I/O multiplexing occurs in the I/O region. Figure 9 shows a schematic of the I/O multiplexer, which contains output registers to hold the output data. Byte select signals controlled by the test circuits select one byte of the output data. Figure 10 shows an example of test timing using the Unified Test Interface. First, memory control circuits assert the bank activation command with one row address. The row decoders select one word line, and the sense amplifiers latch the data. Then, four cycles after the bank active command is asserted, the memory control circuits input the read command with the column address. The data held at the sense amplifiers transfers to the output registers. The number of output registers is 128 and the number of data output pins at the test interface is eight. The read register command outputs 8 bits of data in each cycle from the test interface.
Through the Universal Test Interface, we can apply any operation sequence to the DRAM macro with a memory tester. By contrast, in the case of built-in self-test, sequencer circuits implemented in the BIST limit the operation sequence. As the variety of operation sequences that can be generated with BIST increases, the BIST area increases.
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Multimacro testing
Sometimes, two or more macros are embedded on the same chip. For example, one macro may be 4 Mbits, another 6 Mbits, and so on. Even in these cases, we can test the macro without increasing the number of test pins. Figure 11 shows how the Universal Test Interface performs multimacro testing. The interface provides 24 pins for test command, address, and data inputs for every macro. Nine bits of test data output from each macro are multiplexed at the logic portion. The macro select command is implemented in the test circuits. Only one macro, selected by the macro select command, operates at a time. The macro selection signal at the test interface of the selected macro outputs the selection flag. The multiplexer in the logic portion selects the 8-or 9-bit data output signal according to the macro select signal. Thus, the number of test pins dedicated to DRAM testing is still 33.
Self-burn-in mode
In direct-access mode, a problem exists in the burn-in stage. Since logic pins and DRAM test pins share the same pad, we cannot apply the DRAM and logic burn-in patterns at the same time. If we separate DRAM burn-in from logic burn-in, the overall burn-in time becomes the sum of the two, increasing burn-in cost. Figure 12 illustrates the concept of a self-burn-in pattern generator. We implemented a simple burn-in pattern generator in the DRAM macro. Figure 13 shows the sequence of the self-burn-in mode. After test mode entry, the test command puts the DRAM macro into burn-in mode. In this mode, the DRAM operates according to the test pattern generated by the pattern generator. Only one clock pin is necessary to operate the pattern generator. We apply stressed voltage to the chip during the burn-in period. Then the DRAM macro exits the test mode, releasing the pad that was used for the DRAM test for the logic test. But the DRAM macro remains in burn-in mode, and the pattern generator gives the logic burn-in pattern to the chip. Thus, we can execute burn-in simultaneously for DRAM and logic, the time determined by whichever requires the longer burn-in.
IN TESTING EMBEDDED DRAMS, we face conflicts in methodology between DRAM and logic. To reduce test cost and ease the handling of various products, chip designers must implement test circuitry that resolves these conflicts. BIST might be a solution. However, at its current stage of development, BIST incurs area and cost penalties without providing high failure coverage. Taking another tack, we have proposed the Universal Test Interface. The Universal Test Interface facilitates a unified test methodology independent of the DRAM macro's configuration or chip location. Although the Universal Test Interface is very useful for testing a DRAM's operation, it does not support measuring the setup/hold time between DRAM and logic. Another methodology is necessary for testing setup/hold time. We have implemented the . Universal Test Interface in a DRAM macro used for commercial products with 0.35-µm and 0.25-µm technologies.
